

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/903,227	07/11/2001	Debra M. Bell	303.752US1	9969
200	590 12/10/2002	CONED 6 VILITH DA	EVAM	INIED
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			NGUYEN, HAI L	
P.O. BOX 2938 MINNEAPOLIS, MN 55402				
			ART UNIT	PAPER NUMBER
			2816	
			DATE MAILED: 12/10/2002	2

Please find below and/or attached an Office communication concerning this application or proceeding.

			A.				
		Application No.	Applicant(s)				
-		09/903,227	BELL, DEBRA M.				
Office Action Summary		Examiner	Art Unit				
		Hai L. Nguyen	2816				
	The MAILING DATE of this communication	appears on the cover sheet	t with the correspondence address				
Period for	Reply	EDITAL SET TO EVDIDE	MONTH(S) FROM				
THE M/ - Extension - Extension - If the period - If the period - Failure - Apyren	RTENED STATUTORY PERIOD FOR RIALING DATE OF THIS COMMUNICATION of time may be available under the provisions of 37 CIX (6) MONTHS from the mailing date of this communication for reply specified above is less than thirty (30) days, eriod for reply is specified above, the maximum statutory provided by the office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	JN. FR 1.136(a). In no event, however, main. a reply within the statutory minimum of ereind will apply and will expire SIX (6) I	y a reply be timely filed  f thirty (30) days will be considered timely.  MONTHS from the mailing date of this communication.  BABANDONED (35 U.S.C. § 133).				
	Responsive to communication(s) filed on	29 October 2002					
2a)□	This action is <b>FINAL</b> . 2b)⊠						
»,—	y to allow and a sycont for formal matters, prosecution as to the merits is						
Dispositio	n of Claims						
4)⊠ (	Claim(s) 1-84 is/are pending in the applic	cation.					
1	a) Of the above claim(s) <u>50-73</u> is/are with	ndrawn from consideration.					
· ·	5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-49 and 74-84</u> is/are rejected.							
	Claim(s) is/are objected to.						
8)□ ( Application	Claim(s) are subject to restriction a on Papers	and/or election requirement					
9)□ T	he specification is objected to by the Exa	aminer.					
10)⊠ The drawing(s) filed on <u>11 July 2001</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11)□ T	he proposed drawing correction filed on	is: a) approved b)	disapproved by the Examiner.				
If approved, corrected drawings are required in reply to this Office action.							
12)□ T	12) The oath or declaration is objected to by the Examiner.						
	nder 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)[	☐ All b)☐ Some * c)☐ None of:						
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
14) □ A	14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a	) ☐ The translation of the foreign langua Acknowledgment is made of a claim for d	ige provisional application h	nas been received.				
Attachmen							
1) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-5 mation Disclosure Statement(s) (PTO-1449) Paper	948) 5) 🔲 Not	erview Summary (PTO-413) Paper No(s) ice of Informal Patent Application (PTO-152) er:				

Art Unit: 2816

14

# DETAILED ACTION

## Response to Election

1. Applicant's election without traverse of claims 1-49 and 74-84 in paper No.4 is acknowledged. However, this application still contains claims 50-73 drawn to an invention non-elected without traverse. Therefore, a complete reply to this Office Action must include cancellation of non-elected claims.

## Claim Objections

2. Claim 77 is objected to because of the following informalities: in the last line; "first delay" should be changed to --first amount of delay--. Appropriate correction is required.

# Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

  The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 6-29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as

Claim 6 is indefinite because the limitation "the command react circuit causes the selector to change the first amount of delay to a second amount of delay when the command signal is activated" is misdescriptive. Fig.1 clearly shows that the selector (130) to select either a signal or a second first delayed signal (DLLCK1), (DLLCK1), as an output signal

Art Unit: 2816

(DLLCLK), but rather than change the <u>first amount of delay to a second amount of delay</u> as recited in the claim. Furthermore, claim 7 is indefinite because of a similar problem.

Claims 8-12 are rejected due to their dependencies on claim 6.

Claims 13 and 22 are indefinite because the limitation "the command react circuit <u>causes</u> the selector to decrease the amount of delay by a delay quantity when the command signal is activated" is misdescriptive. Fig.1 clearly shows that the command react circuit (140) causes the selector (130) to <u>select either a first delayed signal or a second first delayed signal (DLLCK0)</u>, (DLLCK1), as an output signal (DLLCLK), but rather than <u>causing the selector to decrease the amount of delay by a delay quantity when the command signal is activated</u> as recited in the claim. Furthermore, claims 14 and 23 are indefinite because of similar problems.

Claims 15-21 and 24-29 are rejected due to their dependencies on the bases claims 13 and 22.

### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-19, 21-27, 29-38, 40-47, 74, and 76-84 are rejected under 35 U.S.C. 102(b) as being anticipated by Nishimichi (US 5,287,025).

With regard to claims 41 and 74, Nishimichi discloses in Fig.8 a delay locked loop (DLL), and a method of use thereof, comprising a plurality of delay stages (10's) for applying an

Art Unit: 2816

amount of delay to an external clock signal (32) to generate a first (35a) and a second delayed signal (34a-34h); a selector (40) connected to the delay stages for selecting the first delayed signal to be an internal clock signal, wherein the external and internal clock signals are synchronized; a command react circuit (50) connected to the selector, the command react circuit including a first input for receiving a command signal (52) and a second input for receiving a phase detect signal (56), wherein the command react circuit causes the selector to replace the first delayed signal with the second delayed signal as the internal clock signal when the command signal is activated, wherein the command react circuit causes the selector to replace the second delayed signal with the first delayed signal as the internal clock signal when the phase detect signal is activated and the command signal is not activated; a phase detector (120) for comparing the external and internal clock signals to produce shifting signals; and a controller (58) connected to the delay stages for adjusting the amount of delays based on the shifting signals when the external and internal clock signals are not synchronized.

With regard to claims 42-47, Nishimichi also meets the claimed limitations in these claims.

Claims 1-7, 9-14, 16-19, 21-23, 25-27, 29-38, 40, and 76-84 are similarly rejected. Note the above discussion with regard to claims 41-47.

With regard to claims 8, 15, and 24, Nishimichi also meets the claimed limitations in these claims.

Art Unit: 2816

### Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 20, 28, 39, 48, 49, and 75 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimichi.

With regard to claim 48, the above discussed circuit of Nishimichi meets all of the claimed limitations except for the limitation that the command react circuit (140 in instant Fig. 1) further comprising a third input for receiving a phase lock signal (PHLOCK), the phase lock signal being activated when the external and internal clock signals are synchronized. However, it would have been obvious to one of ordinary skill in the art to implement circuitry to generate a phase lock signal, as recited in claim 48, which is in each case optimally matched to its application. For example, implemented circuitry having the phase lock signal for activating a subsequent circuitry in the command react circuit when the external and internal clock signals are synchronized.

Claims 49 and 75 are rejected for similar motivation; note the above discussion with regard to claim 41.

Claims 20, 28, and 39 are similarly rejected. Note the above discussion with regard to claim 48.

Art Unit: 2816

#### Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Saitoh et al. (US 5,604,775) is cited as of interest because it discloses a digital phase locked loop having coarse and fine step size variable delay lines.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 703-306-9178 and Right Fax number is 703-746-3951. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

PATENT EXAMINER

Page 6

December 7, 2002